




# High-Current, High-Speed OPERATIONAL AMPLIFIER

#### **FEATURES**

- 1.2A OUTPUT CURRENT
- 12V<sub>PP</sub> OUTPUT VOLTAGE
- WIDE POWER RANGE:
  - Single Supply: +7V to +15V
  - Dual Supply: ±3.5V to ±7.5V
- FULLY PROTECTED:
  - Thermal Shutdown
  - Adjustable Current Limit
- OUTPUT DISABLE CONTROL
- 17MHz GAIN-BANDWIDTH PRODUCT
- 50V/μs SLEW RATE
- 1MHz FULL-POWER BANDWIDTH
- THERMALLY ENHANCED HTSSOP-20 PowerPAD™ PACKAGE

## **APPLICATIONS**

- POWER-LINE COMMUNICATIONS
- VALVE-ACTUATOR DRIVERS
- POWER SUPPLIES
- TEST EQUIPMENT
- TEC DRIVERS
- LASER DIODE DRIVERS



NOTE: Pins 1, 10, and 11–20 are not connected. Flag must be connected to V–.

#### DESCRIPTION

The OPA561 is a low-cost, high-current operational amplifier capable of driving up to 1.2A pulses into reactive loads. This monolithic integrated circuit provides high reliability in demanding line-carrier communications, laser diode drivers, and motor control applications. The high slew rate provides 1MHz full-power bandwidth and excellent linearity.

The OPA561 operates from either a single supply in the range of 7V to 15V or dual power supplies of  $\pm 3.5$ V to  $\pm 7.5$ V for design flexibility. In single-supply operation, the input common-mode range extends below ground. At maximum output current, a wide output swing provides a 12Vp-p capability with a nominal 15V supply.

The OPA561 is internally protected against overtemperature conditions and current overloads. In addition, the OPA561 is designed to provide an accurate, userselected, current limit. The current limit can be adjusted from 0.2A to 1.2A with a low-power resistor/potentiometer or DAC (Digital-to-Analog Converter). The high-speed characteristics of the current control loop provide accuracy even under pulsed load conditions.

The Enable/Status (E/S) pin performs two functions: it can be monitored to determine if the device is in thermal shutdown (active LOW), and it can also be forced LOW to disable the output, disconnecting the load.

The OPA561 is available in the miniature, HTSSOP-20 PowerPAD power package. This surface-mount package is thermally enhanced and has a very low thermal resistance. Operation is specified over the extended industrial temperature range, -40°C to +125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas instruments Incorporated. All other trademarks are the property of their respective owners.





#### **ABSOLUTE MAXIMUM RATINGS(1)**

Supply Voltage, V- to V+
Input Voltage Range (V–) –0.4V to (V+) + 0.5V
Input Shutdown Voltage (V–) –0.4V to (V–) + 0.5V
Operating Temperature40°C to +125°C
Storage Temperature65°C to +150°C
Junction Temperature

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
OPA561PWP	HTSSOP-20	PWP	-40°C to +125°C	OPA561	OPA561PWP OPA561PWP/2K	Rails, 70 Tape and Reel, 2000	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI web site at www.ti.com.

#### **ELECTRICAL CHARACTERISTICS**

**BOLDFACE** limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ .

At  $T_{CASE} = +25^{\circ}C$ ,  $V_{S} = 15V$ , load connected to  $V_{S}/2$ , and E/S enabled, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE		V <sub>S</sub> = 12V				
Input Offset Voltage	Vos	$V_{CM} = 0V$		±1	±20	mV
vs Temperature	dV <sub>OS</sub> /dT			±50		μ <b>۷/</b> °C
vs Power Supply	PSRR	$V_{CM} = 0V, V_{S} = 7V \text{ to } 16V$		25	150	μV/V
INPUT BIAS CURRENT(1)						
Input Bias Current	$I_{B}$	$V_{CM} = 0V$		10	100	pA
Input Offset Current	los	$V_{CM} = 0V$		10	100	pA
NOISE						
Input Voltage Noise Density	e <sub>n</sub>	f = 1kHz		83		nV/√Hz
		f = 10kHz		32		nV/√Hz
		f = 100kHz	İ	14		nV/√Hz
Current Noise	in	f = 1kHz		4		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	Vсм	Linear Operation	(V-) - 0.1		(V+) - 3	V
Common-Mode Rejection Ratio	CMRR	$V_S = 15V$ , $V_{CM} = (V-) - 0.1V$ to $(V+) - 3V$	70	80		dB
INPUT IMPEDANCE						
Differential				1.8 • 10 <sup>11</sup>    10		$\Omega \parallel pF$
Common-Mode				1.8 • 10 <sup>11</sup>    18.5		$\Omega \parallel pF$
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	AOL	$V_O = 10V_{PP}$ , $R_L = 5\Omega$	80	100		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	$R_L = 5\Omega$		17		MHz
Slew Rate	SR	$G = 1$ , 10V Step, $R_L = 5\Omega$		50		V/μs
Full-Power Bandwidth		$G = +2, V_{OUT} = 10Vp-p$	İ	1		MHz
Settling Time: ±0.1%		G = -1, 10V Step		1		μs
Total Harmonic Distortion + Noise	THD+N	$f = 1kHz, R_L = 5\Omega, G = +2, V_O = 10Vpp$	İ	0.02		%
		f = 1MHz		3		%

<sup>(1)</sup> High-speed test at  $T_{.J} = +25^{\circ}$ C.

<sup>(2)</sup> See text for more information on current limit accuracy.

<sup>(3)</sup> Transient load transition time must be  $\geq$  200ns.

<sup>(4)</sup>  $_{402k\Omega}$  pull-up resistor to V+ can be used to permanently enable the OPA561.



## **ELECTRICAL CHARACTERISTICS (continued)**

**BOLDFACE** limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ .

At  $T_{CASE}$  = +25°C,  $V_{S}$  = 15V, load connected to  $V_{S}/2$ , and E/S enabled, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT					
Voltage Output, Positive	IO = 0.5A	(V+) - 1	(V+) - 0.7		V
Negative	$I_{O} = -0.5A$	(V-) + 1	(V-) + 0.7		V
Positive	I <sub>O</sub> = 1A	(V+) - 1.5	(V+) - 1.2		V
Negative	$I_{O} = -1A$	(V–) + 1.5	(V-) + 1.2		V
Maximum Continuous Current Output, dc		, ,	1.2		Α
Output Impedance Z <sub>O</sub>	G = +2, $f = 100kHz$		0.05		Ω
Ouput Current Limit Range	, ,		±0.2 to ±1.2		Α
Current Limit Tolerance <sup>(2)</sup>	$R_{Cl} = 2k\Omega \left( I_{I \mid IM} = \pm 1A \right)$		±50		mA
Asymmetry	Comparing Positive and Negative Limits		10		%
Current Limit Overshoot(3)	$V = 5V$ Pulse (200ns $t_r$ ), $G = +2$		50		%
Output Disabled	1, 5 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				, ,
Output Resistance			10		MΩ
Output Capacitance			140		pF
OUTPUT ENABLE/STATUS AND FLAG PINS					<u> </u>
Shutdown Input Mode					
V <sub>E/S</sub> HIGH (output enabled) <sup>(4)</sup>	E/S Pin Open or Forced HIGH	(V-) + 2		(V-) + 5	V
V <sub>E/S</sub> LOW (output disabled)	E/S Pin Forced LOW	(V-) - 0.4		(V-) + 0.8	V
I <sub>E/S</sub> HIGH (output enabled)	E/S Pin Indicates HIGH		20		μА
I <sub>E/S</sub> LOW (output disabled)	E/S Pin Indicates LOW		0.1		μΑ
Output Disable Time	_, _,		50		ns
Output Enable Time			3		μs
Thermal Shutdown Status					μο
Normal Operation	Sourcing 20μA	(V-) + 2			V
Thermally Shutdown	Couroning Zop. (	( , , , _		(V-) + 0.8	V
Current Limit Status				(1 ) 1 0.0	
Normal Operation	Sourcing 20μA	(V-) + 0.8			V
Current Limit Flagged	Couroning Zop. (	( , , , o.o		(V-) + 2	V
Junction Temperature at Shutdown			+160	(* )	°C
Reset Temperature from Shutdown			+140		∘C
POWER SUPPLY			1110		
Specified Voltage VS			15		V
Operating Voltage Range, (V+) – (V–)		7	15	16	V
	I <sub>I IM</sub> Connected to V-, I <sub>O</sub> = 0	<b>'</b>	50	60	mA
Quiescent Current IQ vs Temperature	ILIM Connected to V-, IQ = 0		60	<b>70</b>	mA
Quiescent Current in Shutdown			00	70	IIIA
Mode Mode	I <sub>LIM</sub> Connected to V-			250	μΑ
TEMPERATURE RANGE					
Specified Junction Temperature Range		-40		+125	°C
Storage Range		-65		+150	°C
Thermal Resistance					
HTSSOP-20 PowerPAD $\theta_{JC}$			1.4		°C/W
$\theta$ JA	2oz. Trace and 9in <sup>2</sup> Copper Pad with Solder	[	32		°C/W
hetaJA	Without Heatsink		100		°C/W

<sup>(1)</sup> High-speed test at  $T_J = +25$ °C.

<sup>(2)</sup> See text for more information on current limit accuracy.


<sup>(3)</sup> Transient load transition time must be  $\geq$  200ns.


<sup>(4)</sup>  $_{\rm 402k\Omega}$  pull-up resistor to V+ can be used to permanently enable the OPA561.





#### TYPICAL CHARACTERISTICS


At  $T_{CASE} = +25^{\circ}C$ ,  $V_{S} = 15V$ , and E/S enabled, unless otherwise noted.




















#### **TYPICAL CHARACTERISTICS (continued)**


At T<sub>CASE</sub> = +25°C,  $V_S$  = 15V, and E/S enabled, unless otherwise noted.


















#### **TYPICAL CHARACTERISTICS (continued)**


At  $T_{CASE}$  = +25°C,  $V_{S}$  = 15V, and enabled, unless otherwise noted.

SMALL-SIGNAL STEP RESPONSE




LARGE-SIGNAL STEP RESPONSE






ENABLE RESPONSE









### **APPLICATIONS INFORMATION**

Figure 1 shows the OPA561 connected as a basic noninverting amplifier. However, the OPA561 can be used in virtually any op amp configuration.

Power-supply terminals should be bypassed with low series impedance capacitors. The technique of using a ceramic and tantalum type in parallel is recommended. Power-supply wiring should have low series impedance.




Figure 1. Basic Circuit Connections

#### **POWER SUPPLIES**

The OPA561 operates from single ( $\pm$ 7V to  $\pm$ 15V) or dual ( $\pm$ 3.5V to  $\pm$ 7.5V) supplies with excellent performance. Power-supply voltages do not need to be equal. For example, the positive supply could be set to 10V with the negative supply at  $\pm$ 5V, or vice-versa. Most behaviors remain unchanged throughout the operating voltage range. Parameters that vary significantly with operating voltage are shown in the typical characteristics.

#### ADJUSTABLE CURRENT LIMIT

The OPA561's accurate, user-defined, current limit can be set from 0.2A to 1.2A by controlling the input to the  $I_{LIM}$  pin. Unlike other designs that use a power resistor in series with the output current path, the OPA561 senses the load internally. This allows the current limit to be set with low-power components. In contrast, other designs require one or two expensive power resistors that can handle the full output current (1.2A in this case).

#### **Current Limit Accuracy**

Separate circuits monitor the positive and negative currents. Each output is compared to a single internal reference that is set by the external current limit resistor (or voltage). The OPA561 employs a patented circuit technique to achieve an accurate and stable current limit. The output current limit has an accuracy of up to 5% on the 1A current limit. Due to internal matching limitations, the positive and negative current limits can be slightly different. However, the values are typically within 10% of each other.

#### Setting the Current Limit

Leaving the  $I_{LIM}$  pin open could damage the part. Connecting  $I_{LIM}$  directly to V- programs the maximum output current limit, typically 1.2A. The simplest method for adjusting the current limit ( $I_{LIM}$ ) uses a resistor or potentiometer connected between the  $I_{LIM}$  pin and V-according to Equation 1:

$$I_{LIM} = \left(\frac{1.2V}{R_{CL} + 10k\Omega}\right) \times 10,000 \tag{1}$$

This external resistor determines a small internal current which sets the desired output current limit. Alternatively, the output current limit can be set by applying a voltage to the I<sub>LIM</sub> pin. Figure 2 shows a simplified schematic of the OPA561's current limit.




Figure 2. Adjustable Current Limit—Resistor Method

TEXAS INSTRUMENTS www.ti.com

SBOS206E - DECEMBER 2001 - REVISED FEBRUARY 2007

#### **ENABLE/STATUS (E/S) PIN**

The Enable/Status Pin provides two unique functions: 1) output disable by forcing the pin LOW and 2) thermal shutdown indication by monitoring the voltage level at the pin. One or both of these functions can be utilized on the same device. For normal operation (output enabled), the E/S pin must be pulled HIGH (at least 2V above V–). A small value capacitor connected between the E/S pin and V– may be appropriate for noisy applications. To enable the OPA561 permanently, the E/S pin can be tied to V+ through a  $402k\Omega$  pull-up resistor.

#### **Output Disable**

The shutdown pin is referenced to the negative supply (V–). Therefore, shutdown operation is slightly different in single-supply and dual-supply applications.

In single-supply operation, V– typically equals common ground. Therefore, the shutdown logic signal and the OPA561's shutdown pin are referenced to the same potential. In this configuration, the logic pin and the OPA561 enable can simply be tied together. Shutdown occurs for voltage levels of < 0.8V. The OPA561 is enabled at logic levels > 2V.

In dual-supply operation, the logic pin is still referenced to a logic ground. However, the shutdown pin of the OPA561 is still referenced to V–. To shutdown the OPA561, the voltage level of the logic signal needs to be level shifted using an optocoupler, as shown in Figure 3.




Figure 3. Shutdown Configuration for Dual Supplies

To disable the output, the E/S pin is pulled LOW, no greater than 0.8V above V–. This function can be used to conserve power during idle periods. The typical time required to shut

down the output is 50ns. To return the output to an enabled state, the E/S pin should be pulled to at least 2.0V above V–. Typically, the output is enabled within  $3\mu s$ . It should be noted that pulling the E/S pin HIGH (output enabled) does not disable the internal thermal shutdown.

#### **Ensuring Microcontroller Compatibility**

Not all microcontrollers output the same logic state after power-up or reset. 8051-type microcontrollers, for example, output logic HIGH levels on their ports while other models power up with logic LOW levels after reset.

In configuration (a) as shown in Figure 3, the shutdown signal is applied on the cathode side of the photodiode within the optocoupler. A high logic level causes the OPA561 to be enabled, and a low logic level shuts the OPA561 down. In configuration (b) of Figure 3, with the logic signal applied on the anode side, a high level causes the OPA561 to shutdown and low level enables the op amp.

#### **OVER-CURRENT FLAG**

The OPA561 features an over-current status flag (CLS, Pin 9) that can be monitored to see if the load exceeds the current limit. The output signal of the over current limit flag is compatible to standard logic. The CLS signal is referenced to V-. A voltage level of less than (V-) + 0.8V indicates normal operation and a level of greater than (V-) + 2 indicates that the OPA561 is in current limit. The flag is HIGH as long as the output of the OPA561 is in current limit. At very low signal frequencies, typically < 1kHz, both the upper (sourcing current) and lower current limit (sinking current) are monitored. At frequencies > 1kHz, due to internal circuit limitations, the flag output signal for the upper current limit becomes delayed and shortened. The flag signal for the lower current limit is unaffected by this behavior. As the signal frequency increases further, only the lower current limit (sinking current) is output on pin 9.

#### **OUTPUT STAGE COMPENSATION**

The complex load impedances common in power op amp applications can cause output stage instability. For normal operation, output compensation circuitry is typically not required. However, if the OPA561 is intended to be driven into current limit, an R/C network (snubber) may be required. A snubber circuit may also enhance stability when driving large capacitive loads (> 1000pF) or inductive loads (motors, loads separated from the amplifier by long cables). Typically,  $3\Omega$  to  $10\Omega$  in series with  $0.01\mu F$  to  $0.1\mu F$  is adequate. Some variations in circuit value may be required with certain loads.

#### **OUTPUT PROTECTION**

Reactive and EMF-generation loads can return load current to the amplifier, causing the output voltage to exceed the power-supply voltage. This damaging condition can be avoided with clamp diodes from the output terminal to the power supplies, as shown in Figure 4. Schottky rectifier diodes with a 3A or greater continuous rating are recommended.




Figure 4. Output Protection Diode

#### THERMAL PROTECTION

The OPA561 has thermal sensing circuitry that helps protect the amplifier from exceeding temperature limits. Power dissipated in the OPA561 will cause the junction temperature to rise. Internal thermal shutdown circuitry shuts down the output when the die temperature reaches approximately 160°C, resetting when the die has cooled to 140°C. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the amplifier, but may have an undesirable effect on the load. Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable, long-term, continuous operation, junction temperature should be limited to +125°C, maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loading and signal conditions. For good, long-term reliability, thermal protection should trigger more than 35°C above the

maximum expected ambient condition of your application. This produces a junction temperature of +125°C at the maximum expected ambient condition.

The internal protection circuitry of the OPA561 was designed to protect against overload conditions; it was not intended to replace proper heatsinking. Continuously running the OPA561 into thermal shutdown can degrade reliability. The E/S pin can be monitored to determine if shutdown has occurred. During normal operation the voltage on the E/S pin is typically above (V-) + 2V. During shutdown, the voltage drops to less than (V-) + 0.8V.

#### POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. For DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor. Dissipation with ac signals is lower. Application Bulletin AB-039 (SBOA022) explains how to calculate or measure power dissipation with unusual signals and loads, and can be dowloaded from www.ti.com.

#### **HEATSINK AREA**

The relationship between thermal resistance and power dissipation can be expressed as:

where:

 $T_J = Junction Temperature (°C)$ 

 $T_A$  = Ambient Temperature (°C)

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance (°C/W)

P<sub>D</sub> = Power Dissipation (W)

To appropriately determine required heatsink area, required power dissipation should be calculated and the relationship between power dissipation and thermal resistance should be considered to minimize shutdown conditions and allow for proper long-term operation (junction temperature of +125°C). Once the heatsink area has been selected, worst-case load conditions should be tested to ensure proper thermal protection.

For applications with limited board size, refer to Figure 5 for the approximate thermal resistance relative to heatsink area. Increasing heatsink area beyond 2in² provides little improvement in thermal resistance. To achieve the 32°C/W stated in the Electrical Characteristics, a copper plane size of 9in² was used. The HTSSOP-20 PowerPAD package is well suited for continuous power levels from 2W to 4W, depending on ambient temperature and heatsink area. Higher power levels may be achieved in applications with a low on/off duty cycle, such as remote meter reading.




Figure 5. Thermal Resistance vs Circuit Board Copper Area

#### **AMPLIFIER MOUNTING**

#### What is PowerPAD?

The OPA561 uses the HTSSOP-20 PowerPAD package, a thermally enhanced, standard size IC package designed to eliminate the use of bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard PCB assembly techniques, and can be removed and replaced using standard repair procedures.

The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the IC, as shown in Figure 6. This provides an extremely low thermal resistance ( $\theta_{JC}$ ) path between the die and the exterior of the package. The thermal pad on the bottom of the IC must be soldered directly to the PCB, using the PCB as a heatsink. In addition, through the use of thermal vias, the thermal pad can be directly connected to a ground plane or special heatsink structure designed into the PCB.




Figure 6. Section View of a PowerPAD Package

Soldering the PowerPAD to the PCB is always recommended, even with applications that have low power dissipation. It provides the necessary connection between the leadframe die and the PCB. The PowerPAD must be connected to the most negative supply of the device.

#### **PowerPAD Assembly Process**

- Prepare the PCB with a top side etch pattern, as shown in the attached Thermal Land Pattern mechanical drawing. There should be etch for the leads as well as etch for the thermal land.
- Place the recommended number of holes (or thermal vias) in the area of the thermal pad as shown on the attached Land Pattern mechanical. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. It is recommended, but not required, to place a small number of the holes under the package and outside the thermal pad area. These holes provide additional heat path between the copper land and ground plane and are 25 mils in diameter. They may be larger because they are not in the area to be soldered, so wicking is not a problem.
- 4. Connect all holes, including those within the thermal pad area and outside the pad area, to the internal ground plane or other internal copper plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology; see Figure 7. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.




Figure 7. Via Connection



- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area. The thermal pad area should leave the 13 mil holes exposed. The larger 25 mil holes outside the thermal pad area should be covered with solder mask.
- Apply solder paste to the exposed thermal pad area and all of the package terminals.
- 8. With these preparatory steps in place, the PowerPAD IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For detailed information on the PowerPAD package including thermal modeling considerations and repair procedures, please see Technical Brief SLMA002, PowerPAD Thermally Enhanced Package, available at www.ti.com.

#### LAYOUT GUIDELINES

The OPA561 is a high-speed power amplifier that requires proper layout for best performance. Figure 8 shows an example of proper layout.




Figure 8. OPA561 Example Layout

Keep power-supply leads as short as possible. This will keep inductance low and resistive losses at a minimum. A minimum 18 gauge wire thickness is recommended for power-supply leads. The wire length should be < 8 inches.

Proper power-supply bypassing with low ESR capacitors is essential to achieve good performance. A parallel combination of small ceramic (around 100nF) and bigger  $(47\mu F)$  non-ceramic bypass capacitors will provide low impedance over a wide frequency range. Bypass capacitors should be placed as close as practical to the power-supply pins of the OPA561.

PCB traces conducting high currents, such as from output to load or from the power-supply connector to the power-supply pins of the OPA561 should be kept as wide and as short as possible. This will keep inductance low and also resistive losses to a minimum.

The holes in the landing pattern for the OPA561 are for the thermal vias that connect the PowerPAD of the OPA561 to the heatsink area on the printed circuit board (see attached Land Pattern mechanical drawing). The additional larger vias further enhance the heat conduction into the heatsink area. All traces conducting high currents are very wide for lowest inductance and minimal resistive losses. Note that the negative supply (V-) pin on the OPA561 is connected through the PowerPAD. This allows for maximum trace width for  $V_{OUT}$  and the positive power supply (V+).

TEXAS INSTRUMENTS www.ti.com

SBOS206E - DECEMBER 2001 - REVISED FEBRUARY 2007

#### **APPLICATIONS CIRCUITS**

The high output current and low supply of the OPA561 makes it a good candidate for driving laser diodes and thermo electric coolers. Figure 9 shows the OPA561 configured as a laser diode driver.




Figure 9. Laser Diode Driver

#### PROGRAMMABLE POWER SUPPLY

Figure 10 shows the OPA561 configured with the MSP430, REF3030, and DAC7513 as a space-saving, low-cost, programmable power-supply solution. This solution features low-voltage operation, small-size packages, (DAC7513 in SOT23-8, REF3030 in SOT23-3) and low cost.

#### **POWER-LINE COMMUNICATION MODEM**

The OPA561 is well suited to drive AC power lines for low-speed communications applications. It provides an easily implemented, reliable solution that is superior to discrete power transistor circuits. Advantages include:

- 1. Fully Integrated Solution
- Integrated Shutdown Circuitry for Send-and-Receive Switching
- 3. Thermal Shutdown
- 4. Adjustable Current Limit
- 5. Shutdown Flag
- 6. Power Savings
- 7. Small PowerPAD package




Figure 10. Programmable Power Supply

Typically such a system consists of a microcontroller, a modem IC and the power line interface circuitry. See Figure 11 for the half-duplex power line communication system.

It uses a synchronous FSK-modem, capable of 600 and 1200-baud data rates, and supports two different FSK channels in the 60kHz to 80kHz range. A microcontroller such as the MSP430 is used to control the modem IC.

The OPA561 analog interface circuitry drives the FSK modem signals on the AC power line. It filters the transmit signal (ATO) from the ST7536 to suppress the 2nd-harmonic distortion of the transmit signal. It also amplifies the ATO signal and provides the very low output impedance necessary to properly drive the line. The impedance of a typical power line at 70kHz ranges from  $1\Omega$  to  $100\Omega$ . The OPA561 is ideal for this type of load. The transformer provides isolation and additional filtering.  $C_9$  prevents 50/60Hz current from flowing in the transformer. This capacitor must be chosen carefully for proper voltage rating and safety characteristics.

The receive input signal is amplified (G=100) and applied to the modem IC. The OPA561 is disabled in receive mode to avoid loading the line.




Figure 11. Power Line Communication Driver





29-Jul-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA561PWP	NRND	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA561	
OPA561PWP/2K	NRND	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA561	
OPA561PWP/2KG4	NRND	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA561	
OPA561PWPG4	NRND	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA561	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



#### **PACKAGE OPTION ADDENDUM**

29-Jul-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



## PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.